DO-178C Workflow for Automatic Test Vector Generation

in hive-122108 •  5 years ago 

Model coverage analysis can be a manual, tedious process. If you have missing model coverage, it can be difficult to know how to exercise the model to understand whether you have an incomplete test suite, missing requirements, or design errors.

In this video, you will learn how to use Simulink Design Verifier to automatically generate test vectors to analyze missing model coverage collected by Simulink Coverage in order to comply with DO-178C and its supplements.

Learn More About DO-178C: https://bit.ly/38wTQ27


Get a free product trial: https://goo.gl/ZHFb5u
Learn more about MATLAB: https://goo.gl/8QV7ZZ
Learn more about Simulink: https://goo.gl/nqnbLe
See what's new in MATLAB and Simulink: https://goo.gl/pgGtod

© 2019 The MathWorks, Inc. MATLAB and Simulink are registered
trademarks of The MathWorks, Inc.
See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

Authors get paid when people like you upvote their post.
If you enjoyed what you read here, create your account today and start earning FREE STEEM!
Sort Order:  

Hi! Did you know that steemit.com is now censoring users and posts based on their opinions?
All the posts of these users are gone!
https://github.com/steemit/condenser/commit/3394af78127bdd8d037c2d49983b7b9491397296

Here's a list of some banned users:
'roelandp', 'blocktrades', 'anyx', 'ausbitbank', 'gtg', 'themarkymark', 'lukestokes.mhth', 'netuoso', 'innerhive'
See anyone you recognize? There could be more, they also have a remote IP ban list.

Will you be censored next?